

CAPACITOR AND METHOD FOR FABRICATING FERROELECTRIC MEMORY  
DEVICE WITH THE SAME

Field of the Invention

5

The present invention relates to a semiconductor device; and, more particularly, to a capacitor for use in a semiconductor device and a method for fabricating a having the same.

10

Description of Related Arts

With using a ferroelectric material for a capacitor used in a semiconductor memory device, a development of the device has been progressed in order to overcome a refresh limit of a prior dynamic random access memory (DRAM) device and use a large quantity of memory. A nonvolatile ferroelectric random access memory (FeRAM) is expected to be a promising memory device in near future due to some advantages of saving information even if a power is off and competing with the prior DRAM device in terms of an operation speed.

The nonvolatile memory device using the ferroelectric material inputs a signal by controlling a polarization direction controlled by applying an electric field, wherein a remnant polarization formed after the electric field is cut off is used for saving a digital signal 1 or 0.

Usually,  $\text{SrBi}_2\text{Ta}_2\text{O}_9$  (SBT) or  $\text{Pb}(\text{Zr}, \text{Ti})\text{O}_3$  (PZT) film is used as a ferroelectric material for the FeRAM device. The ferroelectric material has a dielectric constant for a few hundreds to a few thousands at a room temperature and two types of stable remnant polarization status. Therefore, it is expected to apply a ferroelectric material film to the nonvolatile memory device.

In addition, a new ferroelectric material such as  $\text{Bi}_{4-x}\text{La}_x\text{Ti}_3\text{O}_{12}$  (BLT) and  $\text{Bi}_4\text{Ti}_3\text{O}_{12}$  (BTO) have advantageous properties such as a superior reliability of the SBT and a low crystallization temperature of the PZT including a strong polarizability.

Fig. 1A shows a cross sectional view illustrating a conventional ferroelectric memory device.

As shown, an isolation layer 12 predetermining an active region is formed on a semiconductor substrate 11. A stacked structure of a gate oxide layer 13 and a word line 14 is formed on the semiconductor substrate 11 thereafter. Source/drain regions 15A and 15B are formed on both right and left sides adjacent to the word line 14.

In addition, a first interfacial insulation layer 16 is formed on a transistor containing the word line 14 and the source/drain regions 15A and 15B. A bit line 18 is connected to one source/drain region 15A through a bit line contact 17 contacting to one source/drain region 15A by passing through the first interfacial insulation layer 16.

A second interfacial insulation layer 19 containing

the bit line 18 is formed on an entire upper area of the transistor and a storage node contact 20 is formed thereon, wherein the first interfacial insulation layer 16 and the second interfacial insulation layer 19 are penetrated  
5 together in order to make the storage node contact 20 connected to the other source/drain region 15B.

A lower electrode 21 which should be connected to the storage node contact 20 is formed. Also, a planerized isolating insulation layer 22 for a separation of the lower  
10 electrode 21 from an adjacent electrode encompasses the lower electrode 21. Next, a ferroelectric layer 23 covers the insulating insulation layer 22 and the lower electrode 21, wherein the ferroelectric layer 21 uses the BTO or BLT and is formed only on a cell region.

15 An upper electrode 24 is formed on the formed ferroelectric layer 23. A capacitor structure shown in Fig. 1A is named as a merged top plate (MTP).

However, the BTO or BLT capacitor has a disadvantage that the BTO or BLT ferroelectric material is operated at a  
20 high speed in a high temperature ambience, a data fatigue occurs generally and drastically, so that it causes a device data failure. Furthermore, the data fatigue brings about deoxidization of titanium (Ti) ions. More specifically, the Ti ion deoxidization is caused by a  
25 charge impact externally applied. In addition, the Ti ion deoxidization causes some defects, which are concentrated or diffused into an electrode interface, and consequently,

those defects suppress a dipole formation. From this, the polarizability of the BTO or BLT is reduced. Eventually, the film impaired with such defects within its interface is prone to damage because a conductor phenomenon increases an applied electric field to the interface.

Fig. 1B is a graph showing a result of a reliability test for BLT film fabricated by a conventional method, wherein a horizontal axis represents a switching cycle, a vertical axis denotes a polarization value ( $P^*-P^{\wedge}$ ), and  $+dP$  and  $-dP$  mean a positive polarization value and a negative polarization value, respectively. Fig 1C is a graph showing an attenuation range of the reliability in a numerical value, wherein an horizontal axis denotes a test temperature and a vertical axis describes a polarization value ( $P^*-P^{\wedge}$ ).

Referring to Fig. 1B, a remnant polarization is drastically reduced at about 125 °C ( $\blacktriangle$ ,  $\blacktriangledown$ ). More precisely, the reliability is drastically reduced at a high switching cycle point when data is rapidly used for a long time. In addition, the reliability is reduced at the high switching cycle point even at a room temperature.

Referring to Fig. 1C, the polarization value is drastically reduced as a measurement temperature gets high. More precisely, the polarization value ( $p^*-p^{\wedge}$ ) is abruptly reduced from about 18  $\mu$  C/cm<sup>2</sup> to less than about 10  $\mu$  C/cm<sup>2</sup>.

## Summary of the Invention

It is, therefore, an object of the present invention to provide a method for fabricating a ferroelectric memory device capable of suppressing a defect generation caused by a charge impact.

In accordance with an aspect of the present invention, there is provided the ferroelectric memory device, including: a semiconductor substrate on which a transistor is formed; a lower electrode on the interfacial insulation layer, which is connected to a source/drain region of the transistor through a contact penetrating the interfacial insulation layer; an isolating insulation layer on the interfacial insulation layer, which has a planerized surface exposing a surface of the lower electrode and encompasses the lower electrode; a ferroelectric layer covering the isolating insulation layer and lower electrode; an oxygen vacancy compensation layer on the ferroelectric layer compensating an oxygen vacancy caused by a deoxidization of a composition of the ferroelectric layer; and an upper electrode formed on the oxygen vacancy compensation layer.

In addition, there is provided the method for fabricating the ferroelectric memory device, including: forming the interfacial insulation layer on the semiconductor substrate; forming a stack pattern of the lower electrode and a hard mask in order on the interfacial

insulation layer; forming the isolating insulation layer on an entire surface having the stack pattern; planerizing the isolating insulation layer until exposing a surface of the hard mask; removing the hard mask by using a liquid  
5 chemical; forming the ferroelectric layer on an entire surface having the lower electrode exposed after the hard mask is removed; forming the oxygen vacancy compensation layer on the ferroelectric layer; forming a conductive layer for the upper electrode on the oxygen vacancy  
10 compensation layer; and patterning the conductive layer and the oxygen vacancy compensation layer consecutively.

#### Brief Description of the Drawings

15 Other objects and aspects of the invention will become apparent from the following description of the embodiments with reference to the accompanying drawings, in which:

Fig. 1A is a cross-sectional view illustrating a  
20 conventional ferroelectric memory device;

Fig. 1B is a graph showing reliability measurement result of a  $\text{Bi}_{4-x}\text{La}_x\text{Ti}_3\text{O}_{12}$  (BLT) layer fabricated by employing a conventional method;

Fig. 1C is a graph showing an attenuation range of  
25 the reliability for the conventional BLT layer in a numerical value;

Fig. 2 is a cross-sectional view illustrating a

ferroelectric memory device having a capacitor with a merged top plate (MTP) structure in accordance with the present invention.

5 Figs. 3A to 3F are cross-sectional views illustrating a method for fabricating the ferroelectric device illustrated in Fig 2;

Fig. 4A is a graph showing a reliability measurement result for the BLT layer in accordance with a preferred embodiment of the present invention; and

10 Fig. 4B is a graph showing an attenuation range of the reliability, in a numerical value, for BLT layer in accordance with the preferred embodiment of the present invention.

## 15 Detailed Description of the Preferred Embodiments

Hereinafter, an inventive ferroelectric capacitor and a method for fabricating a ferroelectric memory device having the same will be described in detail referring to the accompanying drawings.

Fig. 2 is a cross-sectional view illustrating a ferroelectric memory device containing a merged top plate (MTP) structure in accordance with preferred embodiment of the present invention.

25 Firstly, a capacitor of the ferroelectric memory device will be explained. As shown, a lower electrode deposited sequentially with an iridium layer 41A, an

iridium oxide layer 42A, and a platinum layer 43A is planerized while the lower electrode is encompassed by an isolating insulation layer 46A. A ferroelectric layer 47 is formed on the planerized lower electrode and the isolating insulation layer 46A. Subsequently, an oxygen vacancy compensation layer 48 and an upper electrode are deposited on the ferroelectric layer 47.

Herein, the oxygen vacancy compensation layer 48 using a metal oxide layer such as ruthenium (Ru) or iridium (Ir) oxide serves to compensate a defect, i.e. oxygen vacancy, caused by deoxidization of titanium (Ti) within a  $\text{Bi}_{4-x}\text{La}_x\text{Ti}_3\text{O}_{12}$  (BLT) or  $\text{Bi}_4\text{Ti}_3\text{O}_{12}$  (BTO) that is used to form the ferroelectric layer 47. The oxygen vacancy compensation layer 48 has a thickness of about 10 Å to about 1000 Å, wherein the oxygen vacancy compensation layer 48 is deposited at a temperature ranging from about 100 °C to about 700 °C and at a pressure of about 0.1 mtorr to about 10torr by using a chemical vapor deposition (CVD) or an atomic layer deposition (ALD) technique.

The BLT or BTO is used for forming the ferroelectric layer 47, the ferroelectric layer 47 has a thickness of about 50 Å to about 3000 Å, and one or a few layers selected out of such materials as platinum (Pt), iridium (Ir), ruthenium (Ru), tungsten (W), iridium oxide layer, ruthenium oxide layer, tungsten nitride layer, and titanium nitride layer are used to form the upper electrode 49.



One of such materials as a high density plasma (HDP) oxide layer, Boro-Phospho-Silicate-Glass (BPSG), Boro-Silicate-Glass (BSG), or Phospho-Silicate-Glass (PSG) is used to form the isolating insulation layer 46A.

5       Next, a transistor containing source/drain regions 35A and 35B, a gate oxide layer 33, and a word line 34 is formed on the semiconductor substrate 31, wherein a device isolation layer 32 is formed in advance on the semiconductor substrate 31 before forming the transistor.

10   An upper surface of the semiconductor substrate 31 is covered with a first interfacial layer 36, and a bit line contact 37 is connected to one of the source/drain region 35A by passing through the first interfacial layer 36. A second interfacial insulation layer 39 is formed on the

15   first interfacial insulation layer 36, and both of the first and second interfacial insulation layers 39 are penetrated throughout the above structure so as to connect a storage node contact 40 to the other source/drain region 35B. Herein, the storage node contact 40 is connected to

20   the iridium layer 41A used for the lower electrode, wherein the storage node contact 40 is formed sequentially with a poly silicon plug, titanium silicide, and titanium nitride.

Figs. 3A to 3F show cross-sectional views illustrating a method for fabricating the ferroelectric

25   memory device illustrated in Fig. 2.

As illustrated in Fig. 3A, the device isolation layer 32 for separating devices is formed on the semiconductor

substrate 31 in order to predetermine an active area. The gate oxide layer 33 and the word line 34 are sequentially formed on the active area of the semiconductor substrate 31.

Next, both sides of the word line 34 on the semiconductor substrate 31 are implanted with an impurity in order to form the source/drain regions 35A and 35B. A spacer may be formed at both lateral sides of the word line 34, although it is not illustrated in the aforementioned drawings. As a result, the source/drain regions 35A and 35B for a light doped drain (LDD) structure can be formed. More precisely, the spacer is formed at the both lateral sides of the word line after forming the LDD area by carrying out a low concentration impurity implantation using a mask, and the source/drain regions 35A and 35B adjacent to the LDD area are formed by performing a high concentration impurity implantation using a mask into the word line 34 and spacer.

A bit line contact hole exposing one source/drain region 35A formed by etching the first interfacial insulation layer 36 through the use of a contact mask (not shown in Fig. 3A) is formed after the first interfacial insulation layer 36 is deposited on the semiconductor substrate providing the transistor and planerized thereafter. In addition, the bit line contact 37 buried in the bit line contact hole is formed, wherein the bit line contact 37 can be a tungsten plug formed by an etch back process or a chemical mechanical polishing (CMP) process

after depositing the tungsten.

A conductive layer for the bit line is deposited on an entire surface and patterned so as to form the bit line 38 connected to the bit line contact 37, and the second  
5 interfacial insulation layer 39 including a bit line is deposited and planarized.

A storage node contact hole exposing the other source/drain region 35B is formed by etching both of the second interfacial insulation layer 39 and the first  
10 interfacial insulation layer 36 with a storage node contact mask not shown is buried in the storage node contact hole thereafter. Furthermore, the storage node contact 40 has a multi layer structure constructed sequentially with a poly silicon plug, a titanium silicide  
15 layer, and a titanium nitride layer not shown. Herein, titanium nitride layer is used to form an ohmic contact between the poly silicon plug and the lower electrode, the titanium silicide layer used for a diffusion barrier layer functions to suppress a reciprocal diffusion. Herein, the  
20 diffusion barrier layer is subsequently planarized by performing a CMP process.

There is another method for forming the storage node contact 40. A titanium silicide layer is formed after annealing a deposited titanium layer and plugging a  
25 tungsten layer. Subsequent to the titanium silicide layer formation, a titanium nitride layer acting as a barrier metal is formed and planarized thereafter by performing a

CMP process.

Continuously, a iridium (Ir) layer 41A, an iridium oxide layer ( $\text{IrO}_2$ ) 42A, and a platinum (Pt) 43A are deposited in order, wherein the Ir,  $\text{IrO}_2$ , and Pt are used  
5 as the conductive layer used as the lower electrode on the second interfacial insulation layer 39 having the storage node contact 40. At this time, those layers mentioned above have a thickness of about 200 Å to about 2000 Å.

As a next step, a titanium nitride layer acting as a  
10 hard mask which is used for patterning the lower electrode on the Pt layer 43A is deposited, and a patterned photo-resist layer 45 predetermining the lower electrode on the titanium nitride layer 44 is also formed. At this time, the titanium nitride layer 44 has a thickness of about 50  
15 Å to about 1000 Å and shows a superior slope property when a patterning process is carried out on the lower electrode.

The titanium nitride layer 44 is etched and patterned by using the patterned photo-resist mask.

20 As shown in Fig 3B, the patterned photo-resist mask 45 is removed, and the pt layer 43A, the iridium oxide layer 42A, and the iridium layer 41A are all patterned in order by using the patterned titanium nitride layer 44. Eventually, the lower electrode having a triple layer  
25 stack structure is formed. Herein, the triple layer stack structure is constituted with Ir layer 41A used as an oxygen barrier, the  $\text{IrO}_2$  layer 42A used as a glue layer,

and the Pt layer 43A.

The Pt layer 43A, which is one of the elements of the lower electrode can be substituted for a ruthenium (Ru) layer, an iridium (Ir) layer (Ir), a tungsten (W) layer ,  
5 or a tungsten nitride layer. The iridium ( $\text{IrO}_2$ ) oxide layer 42A, which is used for the glue layer, can be substituted for a ruthenium oxide layer, or a tungsten oxide layer. The Ir layer 41A, which is used as the oxygen barrier layer, can be also substituted for a ruthenium  
10 (Ru) layer.

Usually, a portion of the titanium nitride layer 44 used for the hard mask is removed, and thus, the rest titanium layer 44 with a decreased thickness becomes a remnant layer on the platinum layer 43A when the lower  
15 electrode is patterned. Hereinafter, the remnant titanium layer is denoted as reference numeral, 41A.

Next, a third interfacial insulation layer 46 including the lower electrode is formed on an entire surface area until a space between neighboring lower  
20 electrodes is completely filled up. At this time, the third interfacial insulation layer 46 uses one of such materials as a HDP oxide layer, BPSG, BSG, or PSG, and it has a thickness of about 1000 Å to about 10000 Å.

As described in Fig. 3C, an isolating insulation  
25 layer 46A encompassing the lower electrode is formed by planerizing the third interfacial insulation layer 46 until a surface of the titanium nitride layer 44A is

exposed. At this time, the Pt layer 43A is not damaged even by an excessive CMP process because the titanium nitride 44A is capping the Pt layer 43A.

5 Next, as shown in Fig. 3D, the remnant titanium nitride layer 44A on the platinum layer 43A is removed by soaking it into a SC-1 chemical solution. Herein, the isolating insulation layer 46A is also removed easily by the SC-1 chemical solution because it is also an oxide layer. Eventually, a portion of the isolating insulation  
10 layer 46A is removed until the surface of the platinum layer 43A is exposed. For detailed explanation, the SC-1 chemical solution is a solution of HCl, H<sub>2</sub>O<sub>2</sub>, and H<sub>2</sub>O and the solution is vigorously reactive with any metal layer. Therefore, the isolating insulation layer 46A is also  
15 removed easily.

Consequently, a remnant isolating insulation layer 46A' has a structure which insulates and encompasses the neighboring lower electrodes.

Similarly, the structure such that the isolating  
20 insulation layer 46A' encompasses the lower electrode overcomes difficulties in applying a masking process and a planarizing process caused by a step difference existing in the capacitor. In addition, the structure can prevent a short circuit between the lower electrode and the upper  
25 electrode.

Referring to Fig. 3E, the BLT or BTO ferroelectric layer having a thickness of about 50 Å to about 3000 Å

is deposited after finishing a CMP process, and the oxygen vacancy compensation layer 48 is formed on the ferroelectric layer 47.

Herein, the ferroelectric layer 47 goes through a sequence of a nucleation, a nucleus growth, and crystallization. Technically, a rapid thermal anneal (RTP) process is used for the nucleus growth. The RTP process is usually performed at a temperature of about 400 °C to about 800 °C, and a ramp-up rate ranges from about 80 °C/sec to about 250 °C/sec. The crystallization is carried out by a typical furnace annealing process at about 500 °C to about 800 °C using one of such ambient gases as O<sub>2</sub>, N<sub>2</sub>O, N<sub>2</sub>, Ar, Ne, Kr, Xe, and He. The ferroelectric layer 47 having a thickness of about 50 Å to about 3000 Å is formed by a spin coating process or a liquid source mixed chemical deposition (LSMCD) process.

The oxygen vacancy compensation layer 48 compensates a defect, that is, an oxygen vacancy generated by deoxidization of titanium within the BLT or BTO used as the ferroelectric layer 47. A metal oxide layer such as a ruthenium (RuO<sub>x</sub>) oxide layer or iridium (IrO<sub>x</sub>) oxide layer is usually used for forming the oxygen vacancy compensation layer 48. A substitution between the oxygen of ruthenium oxide layer or iridium oxide layer and the defect caused by the titanium deoxidization generated by an externally applied charge impact occurs due to the use

of the oxygen vacancy compensation layer 48. Consequently, the titanium can obtain a stable structure without any defect. Furthermore, a fatigue phenomenon can be also stabilized.

5       The oxygen vacancy compensation layer 48 has a thickness of about 10 Å to about 1000 Å and is deposited by a CVD process or an ALD process at a temperature of about 100 °C to about 700 °C at a pressure of about 0.1 mtorr to about 10 torr.

10       With reference to Fig. 3F, a conductive layer for the upper electrode 49 is formed on the oxygen vacancy compensation layer 48. The conductive layer is photo-resisted and etched so that the upper electrode 49 is formed. Concurrently, the oxygen vacant compensation  
15   layer 48 is etched and remained between the upper electrode 49 and the ferroelectric layer 47.

      The conductive layer is formed by using a CVD, physical vapor deposition (PVD), ALD, or plasma enhanced atomic layer deposition (PEALD) process. In addition, the  
20   conductive layer consists of one or a few materials selected among platinum (Pt), iridium (Ir), ruthenium (Ru), tungsten (W), an iridium oxide layer, a ruthenium oxide layer, a tungsten nitride layer and a titanium nitride layer.

25       As mentioned, the capacitor formed in accordance with the present invention is called a MTP capacitor. The lower electrode of the MTP capacitor is encompassed by the



isolating insulation layer. The isolating insulation layer 46A prevents a loss of the ferroelectric layer 47 caused by plasma during an etching process. Consequently, an effect of the defect within the ferroelectric layer 47 is abruptly reduced.

In the preferred embodiment of the present invention, the lower electrode having the triple layer stack structure constructed with sequential deposition of the oxygen barrier layer, the glue layer and the metal layer is suggested. It is still possible to form a lower electrode having a single metal layer, wherein the single metal layer is one of such materials as Pt, Ru, Ir, W, and WN.

In addition,  $\text{SrBi}_2\text{Ta}_2\text{O}_9$  (SBT) or  $\text{SrBi}_2(\text{Ta}_{1-x}\text{Nb}_x)_2\text{O}_9$  (SBTN), which contains tantalum, is also used to form the oxygen vacant compensation layer 48 and shows an identical capability compared with the BLT or BTO in the embodiment of the present invention.

Fig. 4A is a graph illustrating a result of a reliability measurement for the BLT layer formed in accordance with the present invention. A horizontal axis denotes a switching cycle and a vertical axis represents a polarization value ( $P^*-P^+$ ). Reference symbols, +dP and -dP mean a positive polarization value and a negative polarization value, respectively. Fig 4B shows an attenuation range of the reliability in a numerical value. Herein, a horizontal axis represents a measurement

temperature and an vertical axis denotes a polarization value ( $P^*-P^{\wedge}$ ).

As shown, there is no change of a remnant polarization at a room temperature as well as at a  
5 temperature of about 125 °C (▲ , ▼) although the switching cycle is high. In short, the preferred embodiment of the present invention is reliable even at a high switching cycle when data is rapidly used.

Referring to Fig 4B, the remnant polarization is  
10 slowly reduced as the measurement temperature is increased, and eventually, the remnant polarization value is minimized at about 18  $\mu\text{C}/\text{cm}^2$  to about 10  $\mu\text{C}/\text{cm}^2$ .

According to the prior art, the remnant polarization value is drastically decreased at about 125 °C (▲ , ▼) as  
15 the measurement temperature is increased. However, according to the present invention, the remnant polarization value is slowly decreased at the same condition as described above. Accordingly, the present invention shows that the oxygen vacant compensation layer  
20 between the BLT layer and the upper electrode improves the reliability of the ferroelectric memory device.

While the present invention has been shown and described with respect to the particular embodiments, it will be apparent to those skilled in the art that many  
25 changes and modification may be made without departing from the spirit and scope of the invention as defined in the appended claims.